**TABLE OF CONTENTS**

**TITLE PAGE NO.**

**ACKNOWLEDGEMENT** i.

**ABSTRACT** ii

**LIST OF FIGURES** vi

**LIST OF TABLES** viii

**LIST OF ABRIVIATIONS** ix

**1. INTRODUCTON 1**

1.1 MOTIVATON  1

1.2 OBJECTIVE 2

**2**. **LITERATURE SURVEY 3**

2.1 INTRODUCTION 3

2.2 PAPER 1 3

2.2.1 OBJECTIVE 3

2.2.2 INTRODUCTION 3

2.2.3 CELL DESIGN CONCEPTS 4

2.2.4 WRITE AND READ OPERATION 6

2.2.5 LEAKAGE CURRENTS 7

2.2.6 EXPERIMENTAL RESULTS 7

2.2.7 CONCLUSION 8

2.3 PAPER 2 8

2.3.1 OBJECTIVE 8

2.3.2 INTRODUCTION 9

2.3.3 SHORT BUFFERED BITLINE TECHNIQUE 9

2.3.4 CONCLUSION 11

2.4 PAPER 3 11

2.4.1 OBJECTIVE 11

2.4.2 INTRODUCTION 11

2.4.3 CONCEPT 12

2.4.5 EXPERIMENTAL RESULTS 12

2.4.6 CONCLUSIONS 13

2.5 SUMMARY 13

**3**. **DESIGN APPROACH**  14

3.1 WORKING 14

3.1.1 WORKING OF 6T SRAM CELL 14

3.1.2 WORKING OF 4T SRAM CELL 15

3.2 DESIGN CONSIDERATIONS 17

3.2.1 DESIGN OF 6T SRAM CELL 18

3.2.2 DESIGN OF 4T SRAM CELL 21

3.3 SUMMARY 27

**4. CACHE ARCHITECTURE 28**

4.1 COMPONENTS OF SRAM ARRAY 28

4.2 6T SRAM CACHE 29

4.3 4T SRAM CACHE 33

4.4 SUMMARY 35

**5. DIVIDED BITLINE TECHNIQUE 36**

5.1 OPTIMAL GROUPING 37

5.2 SUMMARY 39

**6. SIMULATION RESULTS**  **40**

6.1SINGLE CELL COMPARISON 40

6.2 CACHE COMPARISION 43

6.3 DIVIDED BIT LINE COMPARISON 48

6.4 AREA COMPARISON 52

6.5 SUMMARY 54

**7. CONCLUSION 55**

7.1 CONCLUSION 55

7.2 FUTURE SCOPE 55

**REFERENCES­­­ 56**